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A study on the capacitance-voltage characteristics of metal-Ta 2 O 5 -silicon capacitors for very large scale integration metal-oxide-semiconductor gate oxide applications
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Hsinchu, Taiwan, Republic of China ͑Received 6 July 1998; accepted for publication 21 December 1998͒ In this work, the capacitance-voltage characteristics of Au/Ta 2 O 5 /Si capacitors are studied. The Ta 2 O 5 films are deposited by plasma-enhanced chemical vapor deposition system. Constant voltage stress is applied to the Ta 2 O 5 capacitors. The flatband voltage V FB is measured before and after the constant voltage stress. The flatband voltage shift due to the stress is explained by the trapping of electrons and holes. An interface trapped charge density (D it ) about 2ϫ10 11 eV Ϫ1 cm Ϫ2 in the midgap of silicon is extracted by using the conductance method. The discharging transient current after a constant voltage stress is measured and correlated with the electron and hole trapping. The trapped electron and hole densities in Ta 
I. INTRODUCTION
When the metal-oxide-semiconductor field-effect transistor ͑MOSFET͒ gate insulator is scaled below 1.5 nm, 1 some serious problems such as direct electron tunneling will occur. Therefore, it is very desirable to have an alternative dielectric layer with the dielectric constant larger than that of SiO 2 . Tantalum oxide is a promising material for future MOSFET gate oxide applications. [2] [3] [4] Many authors have discussed the electrical characteristics of the metal/Ta 2 O 5 /silicon capacitors. [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] Although some reported their capacitance-voltage (C -V) curves, 11, 13, 15 there were very few detailed discussions 13 on the C -V characteristics. Recently, electron trapping in Ta 2 O 5 films was observed by Devine et al. 15 using thermally stimulated currents. In this present work, the C -V curves and the flatband shift due to constant voltage stress are investigated. The interface trapped charge density D it is obtained by using the conductance method. The trapping of electrons and holes is studied by measuring the discharging transient current. An analysis based on the energy band diagram of the metal-insulatorsemiconductor ͑MIS͒ capacitor is used to discuss the C -V characteristics.
II. EXPERIMENT
The p-type, ͑100͒ orientation, 4-in.-diam. silicon wafers with 1-10 ⍀ cm resistivity were used as the starting substrates. Boron implant ͑2ϫ10 15 cm
Ϫ2
, 30 keV͒ was performed on the backside of the wafers to provide a p ϩ ohmic contact. Rapid thermal annealing at 800°C in N 2 for 5 min was used to activate the boron implant. The Ta 2 O 5 films were deposited by plasma enhanced chemical vapor deposition ͑Samco, model PD-10A͒ at 400°C in an O 2 atmosphere.
The Ta͑OC 2 H 5 ͒ 5 was vaporized in the source tank in the temperature range of 140-170°C and was carried to the deposition chamber using nitrogen as the carrier gas. The precursor was then transferred to the reactor through a gas heating line. The gas heating line was maintained at a higher temperature of 160-190°C to prevent recondensation of Ta͑OC 2 H 5 ͒ 5 . The chamber was maintained at 0.3 to 0.4 Torr during deposition. The Ta 2 O 5 deposition parameters were as follows: the N 2 flow rate was 50 standard cubic centimeter per minute ͑sccm͒, the O 2 flow rate was 100 sccm, and the radio frequency ͑rf͒ power was 100 W. The refractive index of the Ta 2 O 5 films was determined by ellipsometry with 632.8 nm wavelength He-Ne laser light source to be 1.9 to 2.0. Two kinds of Ta 2 O 5 film thicknesses, 14 and 20 nm, were used in this work. After deposition, the top and bottom Au electrodes were evaporated and the top electrode was patterned using a lift-off process. There are two types of Ta 2 O 5 capacitors, the first kind is made with as-deposited Ta 2 O 5 films and the second kind with Ta 2 O 5 films annealed by rapid thermal annealing ͑RTA͒ in an O 2 atmosphere at 400°C for 1 min after the Au lift-off process. All the measurements are done with as-deposited Ta 2 O 5 films excepted those specifically mentioned as rapid thermally annealed shown in Fig. 2 . The discharging transient currents were measured using a HP4140B picoammeter. The C -V curves of the MOS capacitors were measured using a HP4284A LCR meter. The area of the capacitor is 135 mϫ135 m. . 16 The electron and hole capture cross sections are both assumed to be 1 ϫ10 Ϫ16 cm 2 . 16 The D it in the midgap of silicon is found to be about 1ϫ10 13 Four types of oxide charges are assumed in the Ta 2 O 5 /Si system similar to those in the SiO 2 /Si system. Q f is the fixed oxide charge that may present at the silicon and Ta 2 O 5 interface, Q m is the mobile ionic charge in the oxide layer due to process contamination, Q ot is the oxide trapped charge, and the Q it is the interface trapped charge with Q it ϭqD it . Since Q f is a fixed charge, 17 Q m is usually small in modern process environment and the interface trapped charge Q it will not contribute to ⌬V FB , the dominant contribution of flatband voltage shift comes from the oxide trapped charge Q ot in the Ta 2 O 5 . Therefore the equation ⌬Q ot ХCϫ⌬V FB is used to calculate the change of oxide trapped charges between the first and the second C -V measurements. Table I shows the flatband voltage shift ⌬V FB after constant voltage stress for the 14 and 20-nm-thick Ta 2 O 5 capacitors. As can be observed from Table I , the absolute magnitude of ⌬V FB decreases with increasing stress time under ϩ3 V stress. This means that either the amount of positive trapped charges is decreased or the amount of negative trapped charges is increased in this stress process. The absolute magnitude of ⌬V FB increases with the stress time under Ϫ3 V stress, which indicates that the reverse is true for this stress process. The ⌬V FB for 20-nm-thick Ta 2 O 5 capacitors is in the same direction as the 14-nm-thick Ta 2 O 5 capacitors although the magnitude is smaller. layer. This is called the V G Ͼ0 process in this article. When the gate is biased negative, the MOS capacitor is in the accumulation mode. When the bias voltage is large enough, the electrons in the top Au electrode can be emitted to the Ta 2 O 5 layer and cause impact ionization in the silicon substrate and the electron and hole pairs will be created. 21 The generated holes with energy higher than the Si/Ta 2 O 5 hole energy barrier may jump across this barrier and be trapped in the Ta 2 O 5 layer. Other holes may tunnel directly into Ta 2 O 5 and be trapped in the Ta 2 O 5 layer under negative bias. This is called the V G Ͻ0 process. When the biased voltage of the C -V curve is first swept from ϩ3 to Ϫ3 V and then swept from ϩ3 to Ϫ3 V once again, the flatband shift ⌬V FB between these two measurements is equal to the number of trapped charges acquired during one V G Ͼ0 process and one V G Ͻ0 process. Figure 4 shows the discharging transient currents of the MOS capacitors after constant voltage stress. The capacitors are first stressed at either ϩ3 or Ϫ3 V for 100 s. When the capacitor is biased at ϩ3 V, the capacitor is in strong inversion and the electrons may be trapped in Ta 2 O 5 . The discharging transient current is then measured in a shorted circuit using the HP4140B picoammeter. Similar measurement is performed for capacitors biased at Ϫ3 V when the silicon is in the accumulation mode and the holes may be trapped in Ta 2 O 5 . The discharging transient current after ϩ3 V stress is indicative of the V G Ͼ0 process and the discharging transient current after Ϫ3 V is indicative of the V G Ͻ0 process.
III. RESULT AND DISCUSSION

A. C -V characteristics under constant voltage stress
B. Discharging transient current
The discharging transient current can be described by the tunneling front model and the trap densities extracted using the following equations:
where ␤ is the tunneling parameter, t 0 is the characteristic time, E t is the trap energy level for either the electrons or the holes, A is the area of the capacitor, t is the time of measurement, I(t) is the value of the discharging transient current at time t, and m t * is the effective mass. Figure 5 shows the numbers of electron and hole traps calculated using the tunneling front model. Although the extracted trap densities are subject to some uncertainties, they can be used to compare the relative magnitude of the traps. The results show that the number of electron traps in 20 nm Ta 2 O 5 films is larger than those in 14 nm Ta the 20 nm films. This is the reason that the absolute magnitude of the ⌬V FB is larger in the 14 nm film ͑Ϫ0.69 V͒ than that in the 20 nm film ͑Ϫ0.22 V͒.
IV. CONCLUSION
An alternative gate dielectric layer is very desirable for very large scale integrated ͑VLSI͒ MOS transistors because the thickness of SiO 2 gate oxide is difficult to scale down below 1.5 nm. In this study, MOS capacitors with Ta 
